

	VHDL Discovery Kit	Galileo	Leonardo
Inputs	VHDL Only	VHDL, Verilog, Netlists	VHDL, Verilog, Netlists
Optimization & Synthesis	-		_
Architecture Specific Optimization	X	X	X
Hierarchy Support	Automatically flattens	Automatically flattens	Preserve and manipulate
Browse Hierarchy		Ţ.	X
Synthesis Control	Set global constraints for the entire design at the beginning of the run	Set global constraints for the entire design at the beginning of the run	Interactive manipulate optimizations Constraints for different portions
			separately or for the entire design
 Critical path optimization 			Available with Leonardo Timing Module
• Delay Modeling	piece-wise linear, linear	piece-wise linear, linear	non-linear (look-up table), piece wise linear, & linear
 Fast synthesis option 	Quick estimate of size and speed	Quick estimate of size and	up to 25 times faster than full
		speed	opt.
Retargeting Support		X	X
User Interface			
 Interactive control over optimization 			X
Automated Flow	X	X	X
 Guided assistance for new users 			Flow guide
Schematic Viewer		Galileo Time Explorer option	X
• Scripting			Tcl/TK-based scripting & customization Command capture and record
Outputs	EDIF or XNF for FPGA vendor place & route tools	VHDL, Verilog, RTL VHDL, netlist	VHDL, Verilog, RTL VHDL, netlist
Simulation		Model Technology V-System	Model Technology V-System and
Simuiauon		and V-Log option and links to other simulators	V-Log option and links to other simulators
Design Verification	-	Galileo Time Explorer Option	Leonardo Timing Module
Static Timing Analysis		X	X
Backannotation		SDF and XNF	SDF and XNF
Critical path reporting		X	X
Vital Libraries		X	X
	110 1 or c vvv 1	1171 1 OF 1171 1 1-	1111 1 05 *** 1 ***
Supported Platforms	Windows95 & Windows NT	Windows95, Windows NT	Windows 95, Windows NT
riatiofins			

Sun OS, Solaris

HP-UX

Sun OS, Solaris

HP-UX